CPU Module PM9263 v1.4

PM9263 v1.4 release notes:

- Changed 1.2V regulator to TPS60500
- VDDIOMx, VDDIOPx applied after power good of VDDCORE
- Assembling option for BMS=0

PM9263 v1.3 release notes:

- 1.2V BU regulator changed from TPS77012 to MCP1700
- removed alternative 1.2V regulator (TPS7201QD)
- changed 1.2V regulator to SC189A
- added RC termination to A14
- added serial 0R and pull-up 100k to CS of DataFlash
- added possibility to use PSRAM with 3.3V core voltage
- PSRAM changed to FMP3216CA5-H60E
- added possibility for SPI Flash AT25DF in SO8
- DataFlash and SPI Flash not populated by default
- added possibility to route PD13 to pin 200 of SODIMM

PM9263 v1.2 release notes:

- added serial 22R to SDWE, RAS, CAS, SDA10
- added pull-up/pull-down terminating for SDCK
- added R53, serial to XOUT
- add R55 - a possibility to use 50MHz for XIN
- add R56 - if not populated, then the 50MHz is permanent enabled
- populated R50 (version coding)
- changed U7 (NOR Flash): BGA64 -> BGA48







Marking label:

PM9263 - XYZ
v1.4-x
3811

Available options:

X=None - 64MB SDRAM X=128M - 128MB SDRAM
Y=None - Temp. range: 0° +70°C Y=I - Temp. range: -40° +85°C
Z=None - No DataFlash, No SPI Flash Z=D - assembled with DataFlash AT45DB321 Z=S - assembled with SPI Flash AT25DF321
x - assembling variant, see PM9263_marking.pdf
3811 - Date code: week, year

JTAG Boundary scan tester should short TP1 and TP2

Place TP1 and TP2 close to another



TRST has an internal pull-up 15k





Title: PM9263		
Size A3	Document: CPU - POWER	Rev. 1.4
Date:	Sheet 1 of 6	

PA[0:31]

U14

SPI0_MISO/MCI0_DA0	PA0	232	PA0/MCIO_DA0/SPI0_MISO_N16	PB0/AC9FS/TF0_K17	179	PB0	LRCLK
SPI0_MOSI/MCI0_CDA	PA1	231	PA1/MCIO_CDA/SPI0_MOSI_N15	PB1/AC97CK/TK0_K16	178	PB1	BCLK
SPI0_SPCK	PA2	249	PA2/SPI0_SPCK_P15	PB2/AC97TX/TDO_K18	180	PB2	I2SDIN
MCI0_DA1	PA3	248	PA3/MCIO_DA1SPI0_NPCS1_P14	BMS_PB3/AC97RX/RD0_K13	175	PB3	BMS
MCI0_DA2	PA4	213	PA4/MCIO_DA2/SPI0_NPCS2_M15	PB4/TWD/RK0_L14	194	PB4	ISI_SDA
SPI0_NPCS0/MCI0_DA3	PA5	215	PA5/MCIO_DA3/SPI0_NPCS0_M17	PB5/TWCK/RF0_J15	159	PB5	ISI_SCL
MCI1_CK	PA6	212	PA6/MCI1_CK/PCK2_M14	PB6/TF1/DMARQ1_J16	160	PB6	CF_INPACK_N/DMARQ
MCI1_CDA	PA7	214	PA7/MCI1_CDA_M16	PB7/TK1/PWM0_J17	161	PB7	B_LED1
MCI1_DA0	PA8	216	PA8/MCI1_DA0_M18	PB8/TD1/PWM1_J18	162	PB8	B_LED2
MCI1_DA1	PA9	195	PA9/MCI1_DA1_L15	PB9/RD1/LCDCC_J13	157	PB9	VCTRL
MCI1_DA2	PA10	197	PA10/MCI1_DA2_L17	PB10/RK1/PCK1_J14	158	PB10	CF_BVD2
MCI1_DA3	PA11	198	PA11/MCI1_DA3_L18	PB11/RF1/SPI0_NPCS3_J12	156	PB11	SPI0_NPCS3
MCI0_CK	PA12	196	PA12/MCIO_CK_L16	PB12/SPI1_MISO_H18	144	PB12	SPI1_MISO
CANTX	PA13	193	PA13/CANTX/PCK0_L13	PB13/SPI1_MOSI_H15	141	PB13	SPI1_MOSI
CANRX	PA14	176	PA14/CANRX/IRQ0_K14	PB14/SPI1_SPCK_H17	143	PB14	SPI1_SPCK
IRQ1	PA15	177	PA15/TCLK2/IRQ1_K15	PB15/SPI1_NPCS0_H14	140	PB15	SPI1_NPCS0
SD/MMC_WP	PA16	237	PA16/MCI0_CDB/EBI1_D16_P3	PB16/SPI1_NPCS1/PCK1_B17	35	NC	
MCI1_WP	PA17	289	PA17/MCI0_DB0/EBI1_D17_U1	PB17/SPI1_NPCS2/TIOA2_H13	139	NC	
CANRX_EN	PA18	255	PA18/MCI0_DB1/EBI1_D18_R3	PB18/SPI1_NPCS3/TIOB2_G18	126	NC	
CANRS	PA19	273	PA19/MCI0_DB2/EBI1_D19_T3	PB19/LVRST_H12	138	NC	
MCI1_CD	PA20	290	PA20/MCI0_DB3/EBI1_D20_U2	PB20/CKSYNC_G14	122	PB20	
SD/MMC_CD	PA21	274	PA21/MCI1_CDB/EBI1_D21_T4	PB21/PCTL0_G13	121	PB21	
PW_CTRL	PA22	308	PA22/MCI1_DB0/EBI1_D22_V2	PB22/CKDAT_G17	125	PB22	NAND_CS2
CF/IDE_RESET	PA23	291	PA23/MCI1_DB1/EBI1_D23_U3	PB23/GPSSYNC_G15	123	PB23	NAND_CS3
CF_READY/INT	PA24	292	PA24/MCI1_DB2/EBI1_D24_U4	PB24/OTG_SE0_VM/DMARQ3_H16	142	PB24	NAND_CS4
USB_CONNECT	PA25	256	PA25/MCI1_DB3/EBI1_D25_R4	PB25/OTG_DAT_VP_F15	105	NC	
RS232_TXD0	PA26	275	PA26/TXD0/EBI1_D26_T5	PB26/OTGTP_OE_F14	104	NC	
RS232_RXD0	PA27	309	PA27/RXD0/EBI1_D27_V3	PB27/OTGRCV/PWM2_F17	107	EN_OSC	Enable 50MHz oscillator for PHY 1 - enable 0 - disable
RS232_RTS0	PA28	293	PA28/RTS0/EBI1_D28_U5	PB28/OTGSUSPEND/TCLK0_G16	124		
RS232_CTS0	PA29	310	PA29/CTS0/EBI1_D29_V4	PB29/OTGINT/PWM3_F16	106	PB29	CRE
CF_CD1	PA30	257	PA30/SCK0/EBI1_D30_R5	PB30/OTGTWD_E15	87	PB30	NAND_RD/BY
SPI1_BUSY	PA31	276	PA31/DMARQ0/EBI1_D31_T6	PB31/OTGTWCK_E17	89	PB31	IDNR
VSYNC	PC0	88	PC0/LCDVSYNC_E16	PD0/TXD1/SPI0_NPCS2_B10	28	PD0	RS232_TXD1
HSYNC LCDHSYNC	PC1	71	PC1/LCDHSYNC_D17	PD1/RXD1/SPI0_NPCS3_D10	64	PD1	RS232_RXD1
DCLK LCDDOTCK	PC2	70	PC2/LCDDOTCLK_D16	PD2/TXD2/SPI1_NPCS2_C10	46	PD2	SPI1_NPCS2
DTMG LCDDEN	PC3	51	PC3/LCDDEN/PWM1_C15	PD3/RXD2/SPI1_NPCS3_F10	100	PD3	SPI1_NPCS3
BUT1	PC4	86	PC4/LCDD0/LCDD3_E14	PD4/FIQ/DMARQ2_A10	10	PD4	FIQ
BUT2	PC5	34	PC5/LCDD1/LCCD4_B16	PD5_EBI0_NWAIT/RTS2_G5	113	PD5	CF_NWAIT
R0 LCDD2	PC6	67	PC6/LCCD2/LCDD5_D13	PD6/EBI0_NCS4/CFCS0/CTS2_G3	111	PD6	CF_CS0
R1 LCDD3	PC7	33	PC7/LCDD3/LCDD6_B15	PD7/EBI0_NCS5/CFCS1/RTS1_F1	91	PD7	CF_CS1
R2 LCDD4	PC8	50	PC8/LCDD4/LCDD7_C14	PD8/EBI0_CFCE1/CTS1_G6	114	PD8	CF_CE1
R3 LCDD5	PC9	32	PC9/LCDD5/LCDD10_B14	PD9/EBI0_CFCE2/SCK2_H4	130	PD9	CF_CE2
R4 LCDD6	PC10	69	PC10/LCDD6/LCDD11_D15	PD10/SCK1_G7	115	PD10	CF_BVD1
R5 LCDD7	PC11	85	PC11/LCDD7/LCDD12_E13	PD11/EBI0_NCS2/TSYNC_H5	131	NC	
G3 LCDD13	PC12	15	PC12/LCDD8/LCDD13_A15	PD12/EBI0_A23/TCLK_G2	110	PD12	A23
	PC13	103	PC13/LCDD9/LCDD14_F13	PD13/EBI0_A24/TPS0_H2	128	PD13	A24
G0 LCDD10	PC14	49	PC14/LCDD10/LCDD15_C13	PD14/EBI0_A25_CFRNW/TPS1_H6	132	PD14	A25/CF_RNW
G1 LCDD11	PC15	84	PC15/LCDD11/LCDD19_E12	PD15/EBI0_NCS3/NANDCS/TPS2_H3	129	PD15	NANDCS
G2 LCDD12	PC16	68	PC16/LCDD12/LCDD20_D14	PD16/EBI0_D16/TPK0_H7	133	D16	
B3 LCDD21	PC17	31	PC17/LCDD13/LCDD21_B13	PD17/EBI0_D17/TPK1_G1	109	D17	D[16:31]
G4 LCDD14	PC18	102	PC18/LCDD14/LCDD22_F12	PD18/EBI0_D18/TPK2_J5	149	D18	
G5 LCDD15	PC19	14	PC19/LCDD15/LCDD23_A14	PD19/EBI0_D19/TPK3_J4	148	D19	
	PC20	66	PC20/LCDD16/E_TX2_D12	PD20/EBI0_D20/TPK4_J8	152	D20	
	PC21	30	PC21/LCDD17/E_TX3_B12	PD21/EBI0_D21/TPK5_J7	151	D21	
B0 LCDD18	PC22	83	PC22/LCDD18/E_RX2_E11	PD22/EBI0_D22/TPK6_J3	147	D22	
B1 LCDD19	PC23	48	PC23/LCDD19/E_RX3_C12	PD23/EBI0_D23/TPK7_J6	150	D23	
B2 LCDD20	PC24	13	PC24/LCDD20/E_TXER_A13	PD24/EBI0_D24/TPK8_H1	127	D24	
E_RXDV	PC25	65	PC25/LCDD21/E_RXDV_D11	PD25/EBI0_D25/TPK9_K8	170	D25	
B4 LCDD22	PC26	12	PC26/LCDD22/E_COL_A12	PD26/EBI0_D26/TPK10_J2	146	D26	
B5 LCDD23	PC27	101	PC27/LCDD23/E_RXCK_F11	PD27/EBI0_D27/TPK11_K5	167	D27	
	PC28	29	PC28/PWM0/TCLK1_B11	PD28/EBI0_D28/TPK12_K2	164	D28	
MCLK	PC29	47	PC29/PCK0/PWM2_C11	PD29/EBI0_D29/TPK13_K7	169	D29	
RS-DEBUG_RXD	PC30	11	PC30/DRXD_A11	PD30/EBI0_D30/TPK14_J1	145	D30	
RS-DEBUG_TXD	PC31	82	PC31/DTXD_E10	PD31/EBI0_D31/TPK15_K6	168	D31	
ISI_D0	PE0	165	PE0/ISI_D0/DRFIN0_K3	PE16/KBDPWR_N6	222	PE16	ISI_VCTRL1
ISI_D1	PE1	166	PE1/ISI_D1/DRFIN1_K4	PE17/KBDC0_N5	221	PE17	ISI_VCTRL2
ISI_D2	PE2	186	PE2/ISI_D2/DRFIN2_L6	PE18/KBDC1/TIOA0_M1	199	NC	
ISI_D3	PE3	187	PE3/ISI_D3/DRFIN3_L7	PE19/KBDC2/TIOB0_N3	219	NC	
ISI_D4	PE4	182	PE4/ISI_D4/DRFIN4_L2	PE20/KBDC3/EBI1_NWAIT_P6	240	NC	
ISI_D5	PE5	185	PE5/ISI_D5/DRFIN5_L5	PE21/E_TXCK/EBI1_NANDWE_V13	319	PE21	E_TXCK
ISI_D6	PE6	163	PE6/ISI_D6/DRFIN6_K1	PE22/E_CRS/EBI1_NCS2/NANDCS_U13	301	PE22	NCS2
ISI_D7	PE7	184	PE7/ISI_D7/DRFIN7_L4	PE23/E_TX0/EBI1_NANDOE_T13	283	PE23	E_TX0
ISI_PCK	PE8	205	PE8/ISI_PCK/TIOA1_M7	PE24/E_TX1/EBI1_NWR3/NBS3/CFIOW_V14	320	PE24	E_TX1
ISI_HSYNC	PE9	183	PE9/ISI_HSYNC/TIOB1_L3	PE25/E_RX0/EBI1_NCS1/SDCS_T14	284	PE25	E_RX0
ISI_VSYNC	PE10	181	PE10/ISI_VSYNC/PWM3_L1	PE26/E_RX1_R14	266	PE26	E_RX1
ISI_MCK	PE11	202	PE11/ISI_MCK/PCK3_M4	PE27/E_RXER/EBI1_SDCKE_U14	302	PE27	E_RXER
ISI_D8	PE12	204	PE12/KBDR0/ISI_D8_M6	PE28/E_TXEN/EBI1_RAS_P16	250	PE28	E_TXEN
ISI_D9	PE13	203	PE13/KBDR1/ISI_D9_M5	PE29/E_MDC/EBI1_CAS_T15	285	PE29	E_MDC
ISI_D10	PE14	200	PE14/KBDR2/ISI_D10_M2	PE30/E_MDIO/EBI1_SDWE_R16	268	PE30	E_MDIO
ISI_D11	PE15	201	PE15/KBDR3/ISI_D11_M3	PE31/E_F100/EBI1_SDA10_T16	286	PE31	E_MDINT

R4 47

AT91SAM9263

The Base Board should have a 1.0k pull-down to boot from NOR Flash



Boot Mode:

BMS = 0 - boot from NOR Flash

BMS = 1 - start internal boot loader



Populated

PM9263	R49	R50
v1.1	no	no
v1.2	no	yes
v1.3	yes	no
v1.4	yes	yes



Title:	PM9263		
Size A3	Document:	CPU - PORTS	Rev. 1.4
Date:		Sheet 2 of 6	

U14

D[0:31]

D0	38	EBI0_D0_C2	EBI1_D0_T10
D1	58	EBI0_D1_D4	EBI1_D1_R10
D2	1	EBI0_D2_A1	EBI1_D2_N10
D3	56	EBI0_D3_D2	EBI1_D3_U11
D4	19	EBI0_D4_B1	EBI1_D4_P12
D5	75	EBI0_D5_E3	EBI1_D5_V11
D6	37	EBI0_D6_C1	EBI1_D6_N11
D7	74	EBI0_D7_E2	EBI1_D7_T11
D8	76	EBI0_D8_E4	EBI1_D8_R11
D9	93	EBI0_D9_F3	EBI1_D9_N12
D10	55	EBI0_D10_D1	EBI1_D10_P13
D11	94	EBI0_D11_F4	EBI1_D11_V12
D12	95	EBI0_D12_F5	EBI1_D12_R12
D13	92	EBI0_D13_F2	EBI1_D13_U12
D14	112	EBI0_D14_G4	EBI1_D14_T12
D15	73	EBI0_D15_E1	EBI1_D15_R13

SDRAM_BS0 — A0 81 — EBI0_NBS0/A0_E9 — EBI1_NBS0/A0_U6 — 294 EBI1_NBS0

SDRAM_BS2 — A1 9 — EBI0_NBS2/NWR2/A1_A9 — EBI1_NWR2/A1_V5 — 311 EBI1_A1

A[0:22]

A2	63	EBI0_A2_D9	EBI1_A2_R6
A3	45	EBI0_A3_C9	EBI1_A3_V6
A4	27	EBI0_A4_B9	EBI1_A4_P8
A5	8	EBI0_A5_A8	EBI1_A5_U7
A6	99	EBI0_A6_F9	EBI1_A6_N7
A7	26	EBI0_A7_B8	EBI1_A7_T7
A8	44	EBI0_A8_C8	EBI1_A8_P7
A9	62	EBI0_A9_D8	EBI1_A9_V7
A10	7	EBI0_A10_A7	EBI1_A10_U8
A11	6	EBI0_A11_A6	EBI1_A11_N8
A12	98	EBI0_A12_F8	EBI1_A12_T8
A13	43	EBI0_A13_C7	EBI1_A13_R8
A14	79	EBI0_A14_E7	EBI1_A14_R7
A15	25	EBI0_A15_B7	EBI1_A15_V8
A16	97	EBI0_BA0/A16_F7	EBI1_BA0/A16_U9
A17	60	EBI0_BA1/A17_D6	EBI1_BA1/A17_R9
A18	61	EBI0_A18_D7	EBI1_A18_T9
A19	5	EBI0_A19_A5	EBI1_A19_P9
A20	59	EBI0_A20_D5	EBI1_A20_V9
A21	42	EBI0_A21_C6	EBI1_A21_M9
A22	24	EBI0_A22_B6	EBI1_A22_N9

SDRAM_BA0

SDRAM_BA1

NAND_CLK

CF_REG — NAND_ALE

CAS		EBI0_RAS_B4	
SDWE		EBI0_CAS_B3	
RAS		EBI0_SDWE_C4	
SDA10		EBI0_SDA10_E8	EBI1_SDCK_R15 — 267 NC
		EBI0_SDCKE_A2	EBI1_NCS0_P10 — 244 EBI1_CS0
		EBI0_SDCK_C5	

SDRAM

22 — CAS — 8 — 1 — CAS_R — 22

SDWE — 7 — 2 — SDWE_R — 21

RAS — 6 — 3 — RAS_R — 40

SDA10 — 5 — R52 — 4 — SDA10_R — 80

place close to CPU

SDCKE — 2

SDCK — 41

SDCK — R57 — 150 — VDDIO

SDCK — R54 — 150

NAND-P_CS — NCS0 — 96 — EBI0_NCS0_F6

SDRAM_CS — SDCS_NCS1 — 4 — EBI0_SDCS/NCS1_A4

CF, NAND-P_OE	CFOE_NOE_NRD	78	EBI0_NRD/CFOE_E6 — EBI1_NRD/CFOE_U10 — 298 EBI1_NRD
CF, NAND-P_WE	CFWE_NWE_NWR0	3	EBI0_NWE/NWR0/CFWE_A3 — EBI1_NWE/NWR0/CFWE_P11 — 245 EBI1_NWE
CF_IOR,SDRAM_BS1	CFIOR_NBS1_NWR1	77	EBI0_NBS1/NWR1/CFIOR_E5 — EBI1_NBS1/NWR1/CFIOR_V10 — 316 EBI1_NBS1
CF_IOW,SDRAM_BS3	CFIOW_NBS3_NWR3	23	EBI0_NBS3/NWR3/CFIOW_B5
	EBI0_NANDOE	20	EBI0_NANDOE_B2
	EBI0_NANDWE	39	EBI0_NANDWE_C3

AT91SAM9263

EBI1_D[0:15]

EBI1_A[1:21]

PSRAM

U11

EBI1_A1	3	A0	VCC	24	+1.8V
EBI1_A2	4	A1	GND	30	
EBI1_A3	5	A2	VCCQ	25	VDDIO
EBI1_A4	9	A3	GNDQ	19	
EBI1_A5	10	A4	DQ1	12	EBI1_D0
EBI1_A6	15	A5	DQ2	17	EBI1_D1
EBI1_A7	16	A6	DQ3	18	EBI1_D2
EBI1_A8	22	A7	DQ4	23	EBI1_D3
EBI1_A9	44	A8	DQ5	29	EBI1_D4
EBI1_A10	45	A9	DQ6	35	EBI1_D5
EBI1_A11	46	A10	DQ7	36	EBI1_D6
EBI1_A12	47	A11	DQ8	42	EBI1_D7
EBI1_A13	39	A12	DQ9	7	EBI1_D8
EBI1_A14	40	A13	DQ10	13	EBI1_D9
EBI1_A15	33	A14	DQ11	14	EBI1_D10
EBI1_A16	34	A15	DQ12	20	EBI1_D11
EBI1_A17	28	A16	DQ13	26	EBI1_D12
EBI1_A18	21	A17	DQ14	32	EBI1_D13
EBI1_A19	43	A18	DQ15	31	EBI1_D14
EBI1_A20	38	A19	DQ16	37	EBI1_D15
EBI1_A21	48	A20	WAIT	49	NC
			CLK	50	
			ADV	51	
			NC1	52	NC
			NC2	53	NC
			NC3	54	NC
			NC/GND3	27	
EBI1_CS0	11	CS1			
PB29	6	CRE			
EBI1_NRD	2	OE			
EBI1_NWE	41	WE			
EBI1_NBS0	1	LB			
EBI1_NBS1	8	UB			

CRE

MT45W2MW16BA

MT45W2MW16A

FMP3216CA5-H60E

MT45W2M16B (marking code PW420) - CRE must be 0

MT45W2M16A (marking code PW751) - CRE must be 1

FMP3216CA5-H60E - CRE must be 1

VDDIO — C72 100N — C73 100N

DNP_SRAM_3V3 — R11 — 0 — TP3 — 1

VDDIO — U1 LP2985-1 — IN 1 — VOUT 5 — +1.8V

1.8V — BP 4

EN 3 — GND 2

C70 4.7U

DNP_SRAM_1V8

C102 10N

DNP_SRAM_1V8

C71 4.7U

Populate parts with label:

DNP_SRAM_3V3 - if SRAM needs 3.3V core power supply (FMP3216CA5-H60E)

DNP_SRAM_1V8 - if SRAM needs 1.8V core power supply (MT45W2MW16A or MT45W2MW16B)

Populate either R11 or U1

Title:	PM9263		
Size: A3	Document: CPU, SRAM		Rev. 1.4
Date:		Sheet 3	of 6











Title: PM9263		
Size A3	Document: SDRAM, FLASH MEMORY	Rev. 1.4
Date:	Sheet 4 of 6	

CONNOR-WINFIELD - CWX823-50.0M
AVX/KYOCERA - K50-3C0SE50.0000MR
ABRACON - ASV-50.000MHZ-EJ-T
FOX - FXO-HC735-50 (no power down)

U6
CWX823
50.000MHZ
EN_OSC
0 R56
EN_OSC_R
CTRL
VDD
GND
CLK
VDDIO
R51 1M

ETHERNET 10/100 Mb

if R55 is populated, then don't populate:
Y2, C4, C4, R53, R56

E_TXCK PE21 22 R27
XIN 22 R55 DNP

place to CPU
E_TX1 PE24 R42
E_TX0 PE23
E_TXEN PE28
E_MDC PE29
22

VDDIO 2K2 R23

place to DP83848
E_RX1 PE26 R43
E_RX0 PE25
E_RXDV PC25
E_RXER PE27
22

MDIX_DIS 2K2 R29 DNP
VDDIO 2K2 R28

E_MDIO PE30
E_MDINT PE31
RESET NRST

U15
DP83848

NC	33	X2	
	34	X1	
NC	6	TXD3/SNI_MODE	
NC	5	TXD2	
	4	TXD1	
	3	TXD0	
	2	TXEN	
NC	1	TXCLK	
NC	46	RXD3/PHYAD4	
NC	45	RXD2/PHYAD3	
	44	RXD1/PHYAD2	
	43	RXD0/PHYAD1	
NC	38	RXCLK	
	39	RX_DV/MII_MODE	
	41	RX_ER/MDIX_EN	
	31	MDC	
	30	MDIO	
	40	CRS/CRS_DV/LED_CFG	
NC	42	COL/PHYAD0	
	7	PWR_DOWN/INT	
	29	RESET	
VDDIO	32	IOVDD1	
VDDIO	48	IOVDD2	
	36	DGND	
	35	IOGND1	
	47	IOGND2	

TD+	17	TX+	
TD-	16	TX-	
RD+	14	RX+	
RD-	13	RX-	
RBIAS	24	4.87K R20	
AVDD	22	3V_ETH	
AGND1	15		
AGND2	19		
RESERVED1	20	2K2 R21	
RESERVED2	21	2K2 R22	
PFBOUT	23	47R_AT_100MHZ L1 0.5A VDDIO	
PFBIN1	18		
PFBIN2	37		
TCK	8	NC	
TDO	9	NC	
TMS	10	NC	
TRST	11	NC	
TDI	12	NC	
LED_LINK/AN0	28	100 R24 LED1	
LED_SPEED/AN1	27	100 R26 LED3	
LED_ACT/AN_EN	26	100 R25 LED2	
25MHZ_OUT	25	NC	

R8 49.9, R5 49.9, R6 49.9, R7 49.9
C96 100N, C97 100N
C91 100N, C92 100N, C93 100N, C14 10U
C94 100N, C95 100N, C15 10U
GND_BG

C98 100N, C99 100N, C100 100N
VDDIO

SERIAL NUMBER CHIP

U16 DS2401P DS2411P
PB31 2 DQ VCC 6 VDDIO GND 1
U4 DS2411R DNP
PB31 IDNR 1 DQ VCC 2 VDDIO GND 3
R47 2K2
C90 100N VDDIO

DUAL FOOTPRINT

Title:	PM9263		
Size: A3	Document: ETHERNET		Rev. 1.4
Date:		Sheet 5 of 6	

2.5V DDR1 SODIMM200 CONNECTOR



Recomended SODIM200 2.5V connectors:

FCI 59354-052FSLF

JAE MM50-200B1-1E

NOTE:

PM9263 v1.0 fits in 1.8V and 2.5V SODIMM200 connectors

All newer versions fit only in 2.5V SODIMM200 connectors

LCDD23 / SPI1_nPCS0 jumper

Title: PM9263		
Size A3	Document: SODIMM200	Rev. 1.4
Date:	Sheet 6 of 6	